Technical Paper

A Hybrid PLP Technology Based On A 650 X 650 mm Platform

A novel panel-level packaging technology, Hybrid PLP, reduces costs by enabling the processing of multiple wafers on a large 650mm x 650mm panel. It enhances reliability and flexibility for advanced chip applications.
Amkor Technology, Inc.

Complete this form to download this Technical Paper.

More Technical Papers

■	Plasma as a Key Technology: Increasing Efficiency and Quality Assurance in the Electronics Industry
■	Electromigration Performance Of Fine-Line Cu RDL For HDFO Packaging
■	LAB Flip Chip Reflow Process Robustness Prediction By Thermal Simulation
■	Determining Chemistry Compatibility and Solubility Comparison for Cu Pillar Flip Chip Cleaning
■	Enabling A Chiplet Supply Chain
■	Incorporating EOTPR in Chip-Level Failure Analysis Workflow: Case Studies
■	Detecting Wafer Level Cu Pillar Defects Using 3D X-ray Microscopy (XRM) with Submicron Resolution
■	US Microelectronics Packaging Ecosystem: Challenges and Opportunities
■	A Hybrid PLP Technology Based On A 650 X 650 mm Platform
■	Large Area Sintering (Half-Bridge Modules) in Power Electronics

Full Technical Paper List

We search for industry news so you don't need to.

Search

Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address