Sponsor

"Build Up" I/C Packages -- USA Fabrication
High layer counts. Low CTE material sets. 20µm Dielectrics /12µm Traces - ITAR Approved - 50um "Stay Flat" Cores. Learn more.
Advanced Component Labs, Inc.

Technical Paper

Motivation for pressure-assisted metallic sintering in Power Electronics

Paper provides an understanding of motivations and practical implications of pressure-assisted metallic sintering for power electronics by embracing an innovative technique.
Tresky Automation

Complete this form to download this Technical Paper.

More Technical Papers

■	Alpha Particle Emissions: An Overlooked Risk for Soft Errors in Advanced Packaging
■	Revolutionizing IC Packaging with High-Density RDL Technology
■	EOTPR Fine pitch probing for die-to-die interconnect failure analysis in chiplet devices
■	Die-on-Tab for Compound Semiconductors: Enabling Advanced RF Power Systems
■	Package Assembly Design Kits: The Future of Advanced Package Design
■	Novel Molded FCBGA Package Platform For Highly Reliable Automotive Applications
■	Eliminating Interfacial Delamination in High-Power Automotive Devices
■	RAIG Minimizes Corrosion, Allows Higher Gold on ENEPIG
■	A Universal AI-Powered Segmentation Model for PCBA & Semiconductor
■	Peer viewpoint: semiconductor innovation for telecommunication networks

Full Technical Paper List

Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address

Sponsor

Ultra-Thin Wafer Handling
Achieve ≤ 10 µm device thinning with Brewer Science’s BrewerBOND® VersaLayer system: a thermoplastic layer coats device features, while a low-stress adhesive bonds them.
Brewer Science