Technical Paper

Decapsulation of Multi-Tier Wire-Bonded Semiconductors



Decapsulation of packaged integrated circuits is routinely conducted in FA and reliability tests. In this work, we decapsulate a complex packaged semiconductor device with multi-tier palladium-coated copper bond wires.
JIACO Instruments

Complete this form to download this Technical Paper.
Your Name


Your E-mail
Your Company


Your State, or Country if outside USA

More Technical Papers
Does Water Do the Job on Its Own?
Ensuring Large Die Durability in AI and HPC Advanced Packages
Chiplets and Advanced Packaging: Changing System Test and Failure Analysis
Emerging Technologies for Advanced 3D Package Characterization Enable the More-than-Moore Era
Package and Die Attach Material Comparisons for High Power GaN Devices
Compatibility of pH-Neutral Cleaning Agent with Under-bump Materials
S-SWIFT® Packaging with Fine Pitch Embedded Trace RDL
Cleaning of Silicone and Hydrocarbon Contact Residue Using Atmospheric Plasma
Highly Selective Epoxy Molding Compound Removal in Advanced Semiconductor Devices
Motivation for pressure-assisted metallic sintering in Power Electronics

Full Technical Paper List
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address