Press Release - SMTA
June 21, 2016

International Wafer-Level Packaging Conference Keynote Presenters Announced



Minneapolis, MN -- The SMTA and Chip Scale Review magazine are pleased to announce the Keynote Presenters for the 13th Annual International Wafer-Level Packaging Conference. The IWLPC will be held October 18-20, 2016 at the DoubleTree Airport Hotel in San Jose, California.

Klaus-Dieter Lang, Ph.D., Fraunhofer IZM is scheduled to give the keynote presentation on the first day of the conference on "Advanced Technology Platforms for Next Generation of Smart Systems." The trend to establish smart electronic systems in an increasing number of application fields (e.g., Internet of Things) is enormous. But because of huge product variation, the main precondition to manufacture such systems is complex design tools, standardized leading edge processes, and system oriented test procedures. The allocation of innovative technology platforms (e.g., advanced assembly and packaging) and extended test principles (e.g., technology and functionality) are needed to achieve high yields and reasonable costs. Presentation topics include application conditions, integration technologies and reliability aspects for smart electronic systems. Examples from wearables, communication and production illustrate the advantage of their use.

Prof. Lang studied Electrical Engineering and received his M.S. Equivalent Diploma (Metallization Layers on GaAs). In 1985, he received his Ph.D. and in 1989 he received his Doctor of Technical Science. In 1993, he became Section Manager for Chip Interconnections at Fraunhofer IZM and from 2003 he headed the Department "Photonic and Power System Assembly." Since 2011, he has been the Director of the Fraunhofer IZM and responsible for the chair "Nano Interconnect Technologies" at the Technical University Berlin.

Rao R. Tummala, Georgia Institute of Technology, Ph.D., will deliver the keynote on the second day, entitled "Promise and Future of Embedding and Fan-Out Technologies." All packaging technologies can be classified into two types. Wafer-level packaging (WLP) is one approach with ICs built directly into packages in the wafer fab by simply redistributing the BEOL I/Os and placing bumps. This is the best package electrically, but it is limited to small ICs and to small packages--typically below 5mm. As such, it is limited in external I/Os to connect to the board, typically at 400 microns and above in pitch.

To eliminate the I/O limitation issue, fan-out technology was initially developed in the 1980s and more recently further developed into production by Infineon. But this technology is not a wafer-level packaging, as described above; it is not a continuum of transistors to bumps. It did, however, address the I/O limitation. It is primarily an embedded packaging technology called, eWLP, that allowed fan-out of I/Os, in contrast to WLP, but also enabled embedding to reduce package thickness. This presentation will describe the promise and future of embedding and fan-out technologies.

Prof. Rao Tummala is a Distinguished and Endowed Professor Chair at Georgia Tech. He is well known as an industrial technologist, technology pioneer, and educator. He is the father of LTCC and System-on-Package Technologies.

Visit www.iwlpc.com for more information.
Contact Jenny Ng at 952-920-7682 or jenny@smta.org with questions.

SMTA

For more information visit:
http://www.iwlpc.com

January 5, 2023
Wafer-Level Packaging Symposium (WLPS) Program Announced and Registration Now Open
The SMTA has announced the accepted speakers for the Wafer-Level Packaging Symposium (WLPS). The symposium will be held February 14-16, 2023 at the Marriott Fremont ...
January 4, 2022
Wafer-Level Packaging Symposium Program Announced, Registration Open
The SMTA is pleased to announce the technical program for the Wafer-Level Packaging Symposium (WLPS). The symposium will be held February 15-17, 2022 at the DoubleTree ...
August 9, 2021
Wafer-Level Packaging Symposium Announced
The Wafer-Level Packaging Symposium is scheduled for February 15-17, 2022 in San Jose, CA, USA. The theme of the event is "Advanced Packaging: The Dawn of a New Era." ...
October 13, 2020
IWLPC Panel Addresses Future Advanced Packaging Challenges
The International Wafer-Level Packaging Conference and Expo announces a panel discussion titled "Meeting Future Advanced Packaging Challenges: What's Next?" ...
September 4, 2020
Samsung VP to Keynote IWLPC
The International Wafer-Level Packaging Conference and Expo announces Dan Oh, Ph.D., Engineering VP of the Test & System Package (TSP) unit at Samsung Electronics will deliver ...
September 2, 2020
Samsung VP to Keynote IWLPC
The International Wafer-Level Packaging Conference and Expo announces Dan Oh, Ph.D., Engineering VP of the Test & System Package (TSP) unit at Samsung Electronics will ...
July 22, 2019
IWLPC Program Announced and Registration Now Open
The Surface Mount Technology Association (SMTA) and Chip Scale Review are pleased to announce the program for the 16th annual International Wafer-Level Packaging ...
February 26, 2019
Submit an abstract for eSmart Factory Conference 2019
Robotic and Cobot technologies are also central to these new smart factory environments. Robots are increasingly employed for repetitive assembly areas ...
February 5, 2019
IWLPC Technical Committee Announces Best Presentation & Papers Awards for 2018
The IWLPC Technical Committee is pleased to announce the Best of Conference, Best Presentation & Best Papers in WLP, 3D, Advanced Manufacturing and Test tracks ...
December 8, 2017
Pan Pacific Microelectronics Symposium Program Finalized
SMTA announced that the program is finalized for the 23rd Annual Pan Pacific Microelectronics Symposium. The event will take place February 5-8, 2018 at the Hapuna Beach ...
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address