semiconductor
packaging news
Sponsor
XYZTEC

How to Cold Bump Pull?
Learn how to perform an optimal Cold Bump Pull test on solder balls using tweezers. This guide covers test method settings and failures modes for CBP all types of bump testing.
xyztec
kyzen
Viewpoint
March 2, 2026

VIEWPOINT 2026: Sanjeev Aggarwal, CEO, Everspin Technologies



Why Memory Decisions Are Shifting

VIEWPOINT 2026: Sanjeev Aggarwal, CEO, Everspin Technologies
Sanjeev Aggarwal, CEO, Everspin Technologies
As we head into 2026, memory decisions are becoming less about lowest cost per bit and more about how systems actually behave in the real world. Power, reliability, and speed now drive many of those decisions, especially as edge AI, industrial automation, and aerospace applications continue to scale.

We are seeing this clearly with non-volatile memory. In edge systems, for example, the ability to remain powered down until computation is needed, then wake up instantly, changes the entire power equation. In industrial systems, power loss happens. When it does, the system has to come back up immediately with the data intact. If it can't do that, it becomes a problem very quickly, and that’s where standard memory solutions start to fall short.

Aerospace applications bring a different constraint. For applications like low-Earth-orbit satellites or factory automation, memory has to work the first time, every time. There isn't time for long updates or recovery steps, and there’s no room for batteries just to keep data alive. If power drops, the system needs to come back up with the data intact and keep going.

Interface standards are evolving as well. Designers are moving away from wide parallel interfaces, largely because of the area and power overhead they introduce. Serial interfaces make more sense. Octal SPI is already widely used. In some designs, teams look to DDR-style interfaces when bandwidth becomes the priority, but power remains the limiting factor and ultimately drives the decision.

The industry is moving away from embedded solutions that require the use of coherent logic and memory. Advanced packaging that enables integration of chiplets of memory and logic from different CMOS nodes is a cost-effective solution.

Sanjeev Aggarwal, CEO
Everspin Technologies
https://www.everspin.com/
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address

Sponsor
Henkel-AG-Co

What do 81.3 % of automotive chip specialists agree on?
That high-performance packaging materials are essential for reliability. The Research Report from Henkel Adhesive Technologies puts a number on what the industry feels.
Henkel AG & Co.
Brewer-Science