semiconductor
packaging news
Sponsor
Amkor-Technology

Analysis Of Multi-Chiplet Package Designs and Requirements
This white paper discusses the rising complexity of multi-die semiconductor packages, challenges in testing interconnected chips, and how standards like UCIe simplify production testing workflows.
Amkor Technology
SEMI
Viewpoint
February 26, 2026

VIEWPOINT 2026: Adrienne Downey, Senior Market Research Analyst, TechInsights



AI and HPC Drive New Advanced Packaging Developments in 2026

VIEWPOINT 2026: Adrienne Downey, Senior Market Research Analyst, TechInsights
Adrienne Downey, Senior Market Research Analyst, TechInsights
Artificial intelligence (AI) and high-performance computing (HPC) will continue to lead demand for advanced semiconductor nodes, memory and packaging through 2026. New technologies such as co-packaged optics (CPO) and silicon photonics (SiPho) are gaining momentum and are moving from research and design into pilot and demo stages, and are expected to play a growing role in AI/HPC networking.

As AI hyperscaling continues, the industry is increasingly focused on reducing power consumption. SiPho can reduce networking power by roughly 60-70% for certain switch to application-specific integrated circuit (ASIC) links compared with traditional pluggable and electrical approaches. Actual savings depend on lane speed, module design and system topology.

TSMC's Compact Universal Photonic Engine (COUPE) has been announced and demonstrated and is being positioned to integrate with TSMC's 3D/heterogeneous packaging family (SoIC/CoWoS). Momentum is expected to accelerate in 2026 with expanded CPO roadmaps, increased pilots, and broader ecosystem demos, with phased volume adoption for select customers.

High-bandwidth memory four (HBM4) is being sampled and qualified by suppliers, with taller stack heights such as 12-Hi and 16-Hi under evaluation. Yield, thermal and reliability challenges are expected to shape how quickly these configurations move into high-volume production.

In parallel, glass substrates and panel-level packaging remain an active area of development, with accelerated standards activity and pilot programs anticipated in 2026, though a full transition to glass in high-volume manufacturing is unlikely within that timeframe.

Adrienne Downey, Senior Market Research Analyst
TechInsights
https://www.techinsights.com/
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address

Sponsor
CyberOptics

Nordson Sightâ„¢
Nordson Sightâ„¢ delivers scalable SPC with traceability, rapid setup, intuitive interface, and powerful analysis tools for improved manufacturing yields.
Nordson Test & inspection
Tresky