sondrel


Sondrel reduces lead times in SOC development via an early assignment of bumps in BGA packages

Reading, UK – 18 January 2021. Because Sondrel offers a full turnkey service of ASIC production from design through to shipping silicon, it knows what is happening with services at every stage of the manufacturing and test process. It says that it has noticed increased lead times for SOC package design and manufacturing, particularly for flip chip BGAs that could impact the overall project timelines.

Ed Loverseed, Sondrel's Head of Engineering, explained, "People think that they have to do things in a set sequence and hence don't sort out the bump and ball co-ordinates until the design is finalised and ready to tape out to the fab. Unfortunately, the increased lead times for packaging can now mean that the silicon will be produced before the packaging is ready. This introduces a delay in the whole process so that the devices are not ready for market as predicted."

Once it became aware of this issue, Sondrel devised a solution. By assigning die bumps and determining their x/y coordinates relative to the die corner, the SoC package planning and design can be started earlier by generating the bump coordinates before top level physical design and final RDL routing are completed.

Alaa Alani, a principal engineering consultant leading project the explained, "Using the floor plan the SoC and partitions' locations, the locations bump are determined for each of the PHYs macros and as by the IP specified vendors. For hard macros such as PCIe, HDMI and others, the bumps locations are specified by their relative offset from the macro corner whereas in soft macros (e.g., DDR), it is based on a certain pattern and a minimum pitch used in the bump assignment."



"The final bump assignment still has to be checked against the final chip layout, but we have found that this method gives an excellent first approximation that is good enough to start the SoC package planning and design," he added. "As a result, we have eliminated a potential delay and I would advise others to follow this procedure of starting bump layout early."




Figure 2 Substrate Internal Layer

600	60		0	. 🔊	۲	- <u>@</u>	6	e	۲	6	0	1	36	6)6		ଚ	Э.	C	0		96	
୯ଛ	60	C C	G.	۲	C)	6	Ð	10	0	1	1		DC	C) 💭		٩ (e,	0	۲		e	O D
6664		6	O.	Ö	۲	- <i>@</i>	0	1	Ø		1	1	C	G) G		G	9	0	0	G	00	O
660	000	1		۲	6	0	6	ିତ୍ତ	O	ି ଖି	0		ÐG	e	0		G	Ð	්	Ö	Ġ.	Эć	ð Ó
00		· 6	1	Ö	6	ં 🖱	G	6	6	6		- E	90	6	00	(\cdot)	Đ (ð.				+ 6	a 🕑
0001	000	00	٢	8	Ċ	1	G	1	3	1	1		90	1) ()		Ð,	Ð (90	۲	3	ÐG	06
300	000	00	Ð	6	۲	6	۲	9	0	6	6		00	1) 🔁	r ij	Ð	Ð (90	۲	G	96	Θé
00				ିତ	ø	6	0	۲	ø	1		14	D G	1) ()							6	e O
			0	00	3	- 5	5	۲	۲	6	6	<u>_</u> *	ÐQ	C	Ø	۲	Ø.	DO	90	0	O	Т	06
000	000	00	10	60	1	00	00	ЭÖ	0	O'C	đ		ОŐ	06	Ø	Ð	C)	36	DØ	1	G.	00	30
60					0	Ġ O	00	00	1	OC		e	00	00)							0	30
000	000	DO	(D)	60	Ð	00	O	20	0	OC	0	00	ato	ÓC	G	0	•	BC	sic	6	O	96	00
0000	200	00	6	60	ā	бÖ	<u>ok</u>	00	Ō.	ÖC	ю	0	مه	σc	Ð	۲	e/	D.C	86	6	G	60	0
00					0	00	00	0.0	0	OC		0		00	J -							0	9 6
000	0.00	00	0	86	Ó	οc	00	50	Ó	OC	0	01	ob	OC	۳	0	e	90	BG	0	6	96	OO
0000	800	00	100	ŐG.	O	C	⊕.€	₿€	0	0C	8	0	98	pro									00
00	22				o	clø		₿⊕	0	00	1	01	ÐÐ	o'c			_,	-	_	-	5		00
600	9 19 9	66	00		C	ିଞ	O	0.0	Ó	OC	0	0.	no	D)C	6		6	90	90	G	0	$\supset \tilde{0}$	9 G
000		ÐÐ		00	(a)	00	00	50	b	00	ā	Ö	ab	60) G		G.	94	9-0	Ð	ລ (86	ົຄ
00		· · ·				DÖ	00	Da		OC	0	0	00	00			1					6	00
000		00		06	Ċ.	00	00	ЪÓ	0	00	b	0	00	ÓC	G	.0	e	30	66	6	01	96	ົຄ
000	ວຄຄ	90	Đ1	36	0	00	00	00	0	OC	0	0	00	00	Q	۲	ø	96	30	0	Gu	90	60
60					5	08		日日	0	00	B	8	88	00								1	00
0000	900	包包	10	00		H (H)	e t	Ю	1	C. C	(B)	B	88	Œ	0	0	۳	90	90	Ċ	0	96	
600	900	OC	0	ÓO	1	# #		日期	0	OB	۲	(B)	9 6	田和	0	0	e	96	00	۲	0	30	90
OO				. 0	0	. 8	€.	1 🕑	1	* C	18	č.,	3 0	. 8	0							C	ŤŌ
000	600	00	Ó	G	G	0	0	G	Ø	G	0			P	10	1 1	ರ	De	00	۲	0	00	9O
0000	606	CO	1	10	1	0	G	e	0	e	0	1	Ó. ۋ	6	0		٠ 🔁	00	6 6		6	ÐC	90
۵ 🕑		· 😥	1	. 😥	6	Ð	0.	6	ŏ	6	· C		00	6	0		3	0				0	90
000	000	6	۲	Ó	0	6	Ó	G	۲	6	G		90	- 6	0	1	Ð	Ð	0	0	9	Ðê	00
000	600		۲	6	O.	0	0	6	Ø	6	0		00	.0	8		G	Ò.	0	G	Ô	0	90
60	60		Ð	۲	۲	.0	6	0	۲	6	0	(C	•		٩	9	٢	0		C	90
000	00	G	0	۲	۲	0	۲	0	ð	୍ଷ କ	0		00	0	10		۳	9	۲	۲		00	20
000	800	ØG	G	60	G	66	0	00	0	OC	0	0	ÐC	OC	00	0	0	90	90	0	C (90	a G
000	900	ØÖ	0	90	Q	00	0	00	0	OC	6	0	36		00	G	()	36	DO	۲	0	30	20

Figure 3 Package Ball Out

About Sondrel[™]

Founded in 2002, Sondrel is the trusted partner of choice for handling every stage of an IC's creation. Its award-winning define and design ASIC consulting capability is fully complemented by its turnkey services to transform designs into tested, volume-packaged silicon chips. This single point of contact for the entire supply chain process ensures low risk and faster times to market. Headquartered in the UK, Sondrel supports customers around the world via its offices in China, India, France, Morocco and North America. For more information, visit <u>www.sondrel.com</u>

Press contact:

Nigel Robson, Vortex PR nigel@vortexpr.com +44 1481 233080

Sondrel is a trademark of Sondrel Limited