Technical Paper

Optimizing High Power GaN Device Performance With Eutectic Die Attach



StratEdge paper details how to reduce chip-to-package junction temperature to improve GaN chip efficiency and reliability. Learn more about specialized packages for GaN devices and perfecting the packaging assembly process.
StratEdge Corporation

Complete this form to download this Technical Paper.
Your Name


Your E-mail
Your Company


Your State, or Country if outside USA

More Technical Papers
TLPS Paste Vias for High-Performance Printed Circuit Board Fabrication
Full Wafer Double Sided Monolithic Lens Fabrication
Removing Underfill for Analysis of 2.5D Modules Using CF4-Free Microwave Induced Plasma
Side Wettable Flanks for Leadless Automotive Packaging
TSV Resist and Etch Residue Removal for 3DIC
Silver Epoxy Turns Black after Oxygen Plasma but so what?
Future Growth of the Semiconductors
Solder Paste for SiP Printing of the Future
Automated Epoxy Die Attach
TLPS Sintering Solder Pastes for High-Temperature Packaging

Full Technical Paper List
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address