Technical Paper

Optimizing High Power GaN Device Performance With Eutectic Die Attach



StratEdge paper details how to reduce chip-to-package junction temperature to improve GaN chip efficiency and reliability. Learn more about specialized packages for GaN devices and perfecting the packaging assembly process.
StratEdge Corporation

Complete this form to download this Technical Paper.
Your Name


Your E-mail
Your Company


Your State, or Country if outside USA

More Technical Papers
Semiconductor Device Innovation Driving Automotive Advances
Non-Surface Contact Approach For Device Flip
BGA Socket Considerations - Prototype to Reality
EMI Shielding for System in Package Using Spray Coating and Silver Particle-Free Ink
Improved Wire Bond Reliability with Auxiliary Wires
Adding Value with Unit Level Traceability (ULT) in Automotive Packaging
TLPS Paste Vias for High-Performance Printed Circuit Board Fabrication
Full Wafer Double Sided Monolithic Lens Fabrication
Removing Underfill for Analysis of 2.5D Modules Using CF4-Free Microwave Induced Plasma
Side Wettable Flanks for Leadless Automotive Packaging

Full Technical Paper List
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address