June 21, 2012
3D-IC Progress on Display at SEMICON West 2012
While 3D integration using through-silicon vias (TSVs) promise a fundamental shift for current multi-chip integration and packaging approaches, cost-effective, high-volume manufacturing will be difficult to achieve without standardized equipment, materials, and processes.
the technical hurdles of implementing complex, new technology in a cost
effective way, 3D-IC technology presents unprecedented collaboration challenges
among IDMs, foundries and OSATS, between diverse chip companies, and throughout
a global supply chain.
SEMICON West 2012 will feature a number of speakers, programs and exhibitors who will present diverse perspectives on 3D-IC implementation strategies. On Wednesday, July 11, the session entitled, "2.5 & 3D Packaging Landscape for 2015 and Beyond" will examine what the market and supply chain will need to look like to drive true volume production and adoption of recent advancements in 2.5D (interposer) and 3D packaging. Experts from Altera, Fujitsu Integrated Microtechnology, Georgia Institute of Technology, and HiSilicon Technologies will be among the speakers. John Lau, ITRI, and Bill Bottoms, 3MTS, will moderate the panel discussion.
To achieve the benefits of 3D integration, an unprecedented amount of industry collaboration will be required. To facilitate that development, 3D-IC Standards meetings will be held on Tuesday, July 10 to discuss current and future opportunities for industry-wide standards. Standards task force meetings will be held on Thin Wafer Handling, Bonded Wafer Stacks, and Inspection and Metrology. These activities are just a portion of what is currently a global, industry-wide effort. Over 125 technologists from industry, research institutes, and academia around the world have already joined the SEMI 3DS-IC Standards Committee and are at work on these critical standards.
The International Technology Roadmap for Semiconductors (ITRS) will also hold their annual public meetings at SEMICON West. On Thursday, July 12, ITRS Back End of Line Technologies working groups present the challenges for future interconnects, Through Silicon Vias (TSVs), the latest roadmaps for semiconductor assembly, and systems packaging applications.
In addition to 3D-IC and advanced packaging programs, on Tuesday, July 10, a free session entitled "Contemporary Packaging: Achieving Cost Advantage through Innovation" will delve into the growing complexity, growth and new cost-down solutions in established technologies, particularly in the analog, power and automotive spaces. The session will focus on the optimization of technologies such as cu wire bond, flip chip, large matrix format and advanced leadframe packages and features speakers from ASM Pacific Technology, Kulicke & Soffa, Texas Instruments and STATSChipPac.
For more information on SEMICON West 2012, please visit: www.semiconwest.org. To register, click here: http://www.semiconwest.org/Participate/RegisterNow.
Denny McGuirk , President and CEO
|We search for industry news so you don't need to.|
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.
Insert Your Email Address