Innovative Wafer Fan-out Technologies – Heterogeneous Integration for a Connected World

WonChul Do, Amkor Technology Korea, Inc.
Curtis Zwenger, Amkor Technology, Inc.

Abstract:
Advanced packaging technologies have increased in complexity over the years, transitioning from single to multi-die packaging, enabled by 3-dimensional (3D) integration, System in Package (SiP), Wafer Level Packaging (WLP), and increasingly creative approaches to embedding die. These new innovative packaging technologies enable more functionality and offer higher levels of integration within the same package footprint and often in an intensely reduced footprint. In fact, the latest advancements in heterogeneous integrated semiconductor packaging are able to provide reduced form-factor, increased data transfer rate and improved signal integrity and memory bandwidth, all with reduced power and improved thermal performance.

In today’s connected world with the proliferation of connected devices forcing continually higher system-level performance, semiconductor packaging has stepped up to play a pivotal role in providing solutions to the newest system-level requirements.

To further compound the semiconductor packaging challenge, the continued scaling of transistor geometries for semiconductor devices further increases the demand on next-level interconnect technologies. Heterogeneous integration of memory, logic, and power management devices is increasingly becoming the norm for next-generation mobile, high-performance graphics, and network applications. This requires advanced packaging technologies with capabilities for very high signal routing densities, efficient power distribution, and superior signal integrity. In addition, 3D package integration is often required, especially for mobile applications. This places an increased emphasis on the package technology’s z-height reduction and thermal performance capabilities.

Traditional organic laminate substrates that utilize flip chip bonding have met the semiconductor industry’s advanced interconnection needs for over 15 years. With continued advancements in materials and processes, laminate substrates are expected to satisfy the majority of advanced package performance and cost requirements for years to come. However, feature-size limitations and electrical and thermal performance constraints will continue to restrict laminate substrates from meeting the integration requirements for next generation mobile and networking applications.

Emerging silicon-based interconnection technologies, such as through silicon via (TSV) have shown promise in this area. By leveraging the back end of line (BEOL) damascene processes of the wafer fab, multi-layer sub-micron signal trace densities can be achieved. However, supply chain limitations and intrinsic cost implications have limited the proliferation of 3D IC technology. In particular, for silicon interposers, there can be an undesirable effect to z-height and electrical performance due to the inherent thickness and parasitics of the silicon interposer.

This paper will discuss innovative wafer fan-out technologies that meet the heterogeneous integration requirements for an increasingly connected world, bridging the gap between organic laminate-based substrates and inorganic foundry-based silicon interconnect solutions.
1. Introduction

The continued scaling of transistor geometries for semiconductor devices and the need for heterogeneous integration of logic devices and high bandwidth memory (HBM) have been placing an increased demand on next-level interconnect technologies requiring very high routing densities and high electrical and thermal performance. Continuous miniaturization and 3D stacked multi-chip solutions with passive integration are required in the mobile and emerging Internet of Things (IoT)/wearable markets. High-density fan-out (HDO) packages can address these needs by incorporating the fine feature fabrication capabilities of wafer-level processing coupled with its ability to create 3D structures using through-mold interconnects such as tall copper (Cu) pillars and through package vias (TPVs) and advanced flip chip packaging technologies.

2. Innovative Wafer Fan-Out Technologies

WLSiP

The challenges with the conventional System in Package (SiP) approach using printed circuit boards (PCBs) are its limited scalability for fabricating fine line/space trace circuits and capability for reducing package thickness. More complicated system integration and further miniaturization can be realized with HDFO technology. Figure 2 (a) illustrates the structure of a representative Wafer Level System-in-Package (WLSiP) that can be built with a Chip-first HDFO approach such as SWIFT technology. Active device and passive component are assembled and embedded in the mold. Fan-out wafer level packaging (FOWLP) is also capable of conformal shielding, which is increasingly requested for SiP modules. Significant area optimization and package profile reduction can be accomplished by using fine feature redistribution layer metal and design optimization. Figure 2 (b) shows an example of an 8 x 8 mm² size WLSiP module processed with Chip-first fan-out technology.
There is no constraint on the surface finish type of passive components and package or I/O type of the active chip with Chip-last HDFO approach such as SWIFT packaging because the RDL process is performed before the active devices and passive components are assembled.

**WL3D**

The flexibility of the Chip-last HDFO package structure offers benefits for creating 3D assemblies. Tall copper (Cu) pillars and TPV can be used to create vertical integration which enables 3D structures where a package can be stacked on top of the bottom HDFO or additional active die and passive components can be mounted and then embedded in the mold (Figure 3).

![Figure 3: 3D PoP fan-out design with dual die structure with top side RDL: (a) tall Cu pillars for vertical interconnect; and (b) TPV used for vertical interconnect.](image)

Figure 3: 3D PoP fan-out design with dual die structure with top side RDL: (a) tall Cu pillars for vertical interconnect; and (b) TPV used for vertical interconnect.

Figure 4 (a) shows cross-section representations of the laminated-substrate based flip chip PoP and the equivalent SWIFT® PoP structures used for a comparison study. The SWIFT package for this PoP structure results in a thickness of 390 µm – a 40% reduction in overall bottom package thickness. SWIFT technology exhibits enhanced electrical signal integrity, superior impedance matching, optimized power distribution, and improved thermal performance compared to the flip chip PoP. The eye diagram comparison at 4 Gbps can be seen in Figure 4 (b).

![Flip Chip PoP](image)

(a)

![Chip Last HD-FO](image)

(b)

**Large Body MCM**

Pioneering 2.5D ICs which have HBM and logic mounted side by side on a silicon (Si) interposer with TSVs have been in volume production for graphics processing units (GPUs) and field programmable gate arrays (FPGAs). However, challenges such as supply chain limitations and increased cost have limited the proliferation of 2.5D/3D IC technology. Due to the I/O insertion loss caused by the TSV [2], more stringent electrical requirements for high-speed performance are pushing some next-generation network/server products in the direction of a TSV-less construction with 2.5D.

<table>
<thead>
<tr>
<th>HPC Multi-die products</th>
<th>Off-package memory (On main board)</th>
<th>In-package memory (On package substrate)</th>
<th>In-package memory (on interposer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>Printed circuit board 10~15ns L/S</td>
<td>Printed circuit board 10nm L/S</td>
<td>RDL or BEOL 1 - 2um L/S</td>
</tr>
<tr>
<td>ASIC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interposer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Substrate</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Memory-ASIC interconnect

**Fig. 5: ASIC and memory integration trends in high performance computing (HPC) applications.**

SWIFT packaging is a TSV-less solution using HDFO technology. An HBM that requires a 1024-bit interface can be routed in SWIFT technology with acceptable signal integrity using several different approaches, one of which is shown in Figure 6, using mixed signal and ground traces. Both multiple layers of RDL with organic passivation and a combination of the RDL and back end of line (BEOL) Cu can be used to route HBM. Line and space required to realize this is 2 µm or smaller.

![Fig. 4: WL3D PoP comparison. (a) Package thickness comparison with cross-sectional view (b) Comparison of eye diagrams at 4 Gbps.](image)
HDFO Technology Toolboxes

High-density system integration capabilities can be extended by creating new toolboxes with fan-out technology and by improving current capabilities to the next level [3]. Several key technology toolboxes are shown in Table 1.

Table 1: HDFO Technology Toolboxes

<table>
<thead>
<tr>
<th>Item</th>
<th>Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active device</td>
<td>Die and package interconnect to RDL with &amp; without bump on I/O</td>
</tr>
<tr>
<td>Passive component</td>
<td>Embedding or surface mount of low-profile passives and integrated passive devices IPDs with various terminal finishes</td>
</tr>
<tr>
<td>RDL</td>
<td>Single or dual-side RDL with fine line/spaces capability (≤2 µm) and optimized routing design</td>
</tr>
<tr>
<td>Vertical connection</td>
<td>Allows dual-side RDL and 3D package and die stacking</td>
</tr>
<tr>
<td>Wafer molding</td>
<td>Molded underfill tightens die to die &amp; die to component design rules</td>
</tr>
<tr>
<td>Fan-out module attach to substrate</td>
<td>Attachment of fan-out module to substrate with good reliability and controlled warpage</td>
</tr>
</tbody>
</table>

Fig. 6: HDFO integration of ASIC and HBM: (a) Illustration of a SWIFT® module attached to a package substrate, (b) Trace routing with 2-µm line/space RDL, and (c) Simulated eye diagram with all signals active.

Conclusion

Heterogeneous system integration capabilities of the fan-out technology can be further extended to WLSiP, WL3D and large-body MCM packages by using advanced HDFO coupled with newly created and improved technology toolboxes. Highly versatile and high-performance packaging approaches like SWIFT technology are the key for achieving advanced packaging success for next generation mobile, IoT and high-performance computing applications.

Acknowledgment

The authors would like to thank all team members of process development center in Amkor Technology Korea R&D for their contributions and enthusiasm in developing SWIFT technology.

References

