Technical Paper

Backside Metallization for Low Cost High Thermal Package



Advanced semiconductor packaging requirements for higher and faster performance continue to be the driver for mining and artificial intelligence (AI)/high performance computing (HPC) applications. While the increase in device performance is driven by "Moore’s Law," the packaging industry is experiencing opposing trends for more complex packaging solutions with the expected cost targets moving downward.
JCET

Complete this form to download this Technical Paper.
Your Name


Your E-mail
Your Company


Your State, or Country if outside USA

More Technical Papers
Package and Die Attach Material Comparisons for High Power GaN Devices
Compatibility of pH-Neutral Cleaning Agent with Under-bump Materials
S-SWIFT® Packaging with Fine Pitch Embedded Trace RDL
Cleaning of Silicone and Hydrocarbon Contact Residue Using Atmospheric Plasma
Highly Selective Epoxy Molding Compound Removal in Advanced Semiconductor Devices
IR Laser Cleave Technology for 3D Packaging and Logic Scaling
Next Gen Laser Assisted Bonding (LAB) Technology
Durability and Cost Benefits Drive Mil-Aero Demand for OCPP
Revising 5G RF Calibration Procedures For RF IC Production Testing
Optimizing New Power Switch Technology Using Compound Semiconductors

Full Technical Paper List
Free Newsletter Subscription
Semiconductor Packaging News is built for professionals who bear the responsibility of looking ahead, imagining the future, and preparing for it.

Insert Your Email Address